comparch-003 (538 files)
 02_Instruction_Set_Architecture_Microcode/04_L1S4-_Architecture_and_Microarchitecture_23-37.srt |
31.32kB |
| 02_Instruction_Set_Architecture_Microcode/04_L1S4-_Architecture_and_Microarchitecture_23-37.mp4 |
55.40MB |
| 02_Instruction_Set_Architecture_Microcode/03_L1S3-_Course_Content_9-10_0_quizzes.txt |
0.04kB |
| 02_Instruction_Set_Architecture_Microcode/03_L1S3-_Course_Content_9-10.txt |
8.37kB |
| 02_Instruction_Set_Architecture_Microcode/03_L1S3-_Course_Content_9-10.srt |
12.74kB |
| 02_Instruction_Set_Architecture_Microcode/03_L1S3-_Course_Content_9-10.mp4 |
27.00MB |
| 02_Instruction_Set_Architecture_Microcode/02_L1S2-_Motivation_16-40_0_quizzes.txt |
0.04kB |
| 02_Instruction_Set_Architecture_Microcode/02_L1S2-_Motivation_16-40.txt |
15.17kB |
| 02_Instruction_Set_Architecture_Microcode/02_L1S2-_Motivation_16-40.srt |
23.38kB |
| 02_Instruction_Set_Architecture_Microcode/02_L1S2-_Motivation_16-40.mp4 |
29.19MB |
| 02_Instruction_Set_Architecture_Microcode/01_L1S1-_Course_Overview_4-34_0_quizzes.txt |
0.04kB |
| 02_Instruction_Set_Architecture_Microcode/01_L1S1-_Course_Overview_4-34.txt |
4.22kB |
| 02_Instruction_Set_Architecture_Microcode/01_L1S1-_Course_Overview_4-34.srt |
6.99kB |
| 02_Instruction_Set_Architecture_Microcode/01_L1S1-_Course_Overview_4-34.pdf |
2.51MB |
| 02_Instruction_Set_Architecture_Microcode/01_L1S1-_Course_Overview_4-34.mp4 |
19.04MB |
| 01_Introduction/01_L00-S1-Course_Introduction.txt |
9.83kB |
| 01_Introduction/01_L00-S1-Course_Introduction.srt |
16.12kB |
| 01_Introduction/01_L00-S1-Course_Introduction.mp4 |
22.80MB |
| 20_Multiprocessor_Interconnect_1/03_L19S3-_Message_Passing_26-59_0_quizzes.txt |
0.15kB |
| 20_Multiprocessor_Interconnect_1/03_L19S3-_Message_Passing_26-59.txt |
23.24kB |
| 20_Multiprocessor_Interconnect_1/03_L19S3-_Message_Passing_26-59.srt |
35.34kB |
| 20_Multiprocessor_Interconnect_1/03_L19S3-_Message_Passing_26-59.mp4 |
34.37MB |
| 20_Multiprocessor_Interconnect_1/02_L19S2-_Introduction_to_Interconnection_Networks_8-29_0_quizzes.txt |
0.04kB |
| 20_Multiprocessor_Interconnect_1/02_L19S2-_Introduction_to_Interconnection_Networks_8-29.txt |
7.61kB |
| 20_Multiprocessor_Interconnect_1/02_L19S2-_Introduction_to_Interconnection_Networks_8-29.srt |
11.63kB |
| 20_Multiprocessor_Interconnect_1/02_L19S2-_Introduction_to_Interconnection_Networks_8-29.pdf |
1.32MB |
| 20_Multiprocessor_Interconnect_1/02_L19S2-_Introduction_to_Interconnection_Networks_8-29.mp4 |
15.77MB |
| 20_Multiprocessor_Interconnect_1/01_L19S1-_More_Cache_Coherence_Protocols-_21-16_1_solutions.txt |
0.04kB |
| 20_Multiprocessor_Interconnect_1/01_L19S1-_More_Cache_Coherence_Protocols-_21-16_0_quizzes.txt |
0.38kB |
| 20_Multiprocessor_Interconnect_1/01_L19S1-_More_Cache_Coherence_Protocols-_21-16.txt |
18.84kB |
| 20_Multiprocessor_Interconnect_1/01_L19S1-_More_Cache_Coherence_Protocols-_21-16.srt |
28.64kB |
| 20_Multiprocessor_Interconnect_1/01_L19S1-_More_Cache_Coherence_Protocols-_21-16.pdf |
1.27MB |
| 20_Multiprocessor_Interconnect_1/01_L19S1-_More_Cache_Coherence_Protocols-_21-16.mp4 |
27.66MB |
| 19_Small_Multiprocessors/05_L18S5-_Cache_Coherence_Protocols_49-00.txt |
39.14kB |
| 19_Small_Multiprocessors/05_L18S5-_Cache_Coherence_Protocols_49-00.srt |
65.46kB |
| 19_Small_Multiprocessors/05_L18S5-_Cache_Coherence_Protocols_49-00.mp4 |
118.91MB |
| 19_Small_Multiprocessors/04_L18S4-_Bus-Based_Multiprocessors_5-16.txt |
2.83kB |
| 19_Small_Multiprocessors/04_L18S4-_Bus-Based_Multiprocessors_5-16.srt |
4.96kB |
| 19_Small_Multiprocessors/04_L18S4-_Bus-Based_Multiprocessors_5-16.mp4 |
9.37MB |
| 19_Small_Multiprocessors/03_L18S3-_Cache_Coherence_17-04_0_quizzes.txt |
0.12kB |
| 19_Small_Multiprocessors/03_L18S3-_Cache_Coherence_17-04.txt |
12.36kB |
| 19_Small_Multiprocessors/03_L18S3-_Cache_Coherence_17-04.srt |
20.40kB |
| 19_Small_Multiprocessors/03_L18S3-_Cache_Coherence_17-04.mp4 |
29.26MB |
| 19_Small_Multiprocessors/02_L18S2-_Bus_Implementation_12-11.txt |
10.21kB |
| 19_Small_Multiprocessors/02_L18S2-_Bus_Implementation_12-11.srt |
16.89kB |
| 19_Small_Multiprocessors/02_L18S2-_Bus_Implementation_12-11.mp4 |
21.51MB |
| 19_Small_Multiprocessors/01_L18S1-_Locking_Review_2-04.txt |
1.84kB |
| 19_Small_Multiprocessors/01_L18S1-_Locking_Review_2-04.srt |
3.02kB |
| 19_Small_Multiprocessors/01_L18S1-_Locking_Review_2-04.pdf |
1.27MB |
|
|
|
Type: Course
Metadata:
Metadata:
@article{,
title= {[Coursera] Computer Architecture (Princeton University) (comparch)},
author= {Princeton University},
keywords= {Coursera, comparch},
abstract= {},
terms= {},
license= {},
superseded= {},
url= {}
}
Citation:
University, P.. (2017). [Coursera] Computer Architecture (Princeton University) (comparch) [Data set]. Academic Torrents. https://academictorrents.com/details/10d1bf7161a1b3ea70697cd61834ceea6c3d1f87
