[Coursera] VLSI CAD: Logic to Layout by Rob A. Rutenbar (University of Illinois at Urbana-Champaign)
Coursera

No comments yet

Add a comment

10 day statistics (3 downloads)
Average Time 6 mins, 30 secs
Average Speed 3.68MB/s
Best Time 1 mins, 49 secs
Best Speed 13.18MB/s
Worst Time 8 mins, 52 secs
Worst Speed 2.70MB/s

Send Feedback Start
   0.000006
DB Connect
   0.000466
Lookup hash in DB
   0.000385
Get torrent details
   0.000115
Get torrent details, finished
   0.000199
Get authors
   0.000014
Parse bibtex
   0.000057
Write header
   0.000190
get stars
   0.000092
comments tab
   0.000007
render right panel
   0.000004
render ads
   0.000327
fetch current hosters
   0.000277
Start get stats
   0.000462
End get stats
   0.000001
related datasets
   0.005620
Done