[Coursera] VLSI CAD: Logic to Layout by Rob A. Rutenbar (University of Illinois at Urbana-Champaign)
Coursera

Info hash625ae5f99f1cfdc2b8eb42577ca5271ad78967e0
Last mirror activity5d,00:31:26 ago
Size1.44GB (1,436,500,392 bytes)
Added2016-07-14 01:32:05
Views2626
Hits4813
ID3238
Typemulti
Downloaded6313 time(s)
Uploaded by gravatar.com icon for user courses
Foldercoursera-vlsi-cad-logic-to-layout
Num files218 files [See full list]
Mirrors13 complete, 0 downloading = 13 mirror(s) total [Log in to see full list]

10 day statistics (3 downloads)
Average Time 6 mins, 30 secs
Average Speed 3.68MB/s
Best Time 1 mins, 49 secs
Best Speed 13.18MB/s
Worst Time 8 mins, 52 secs
Worst Speed 2.70MB/s

Send Feedback Start
   0.000006
DB Connect
   0.000445
Lookup hash in DB
   0.000410
Get torrent details
   0.000119
Get torrent details, finished
   0.000200
Get authors
   0.000014
Parse bibtex
   0.000055
Write header
   0.000180
get stars
   0.000099
target tab
   0.000006
Request peers
   0.000363
Write table
   0.000015
geoloc peers
   0.017630
render right panel
   0.000011
render ads
   0.000531
fetch current hosters
   0.000303
Start get stats
   0.000488
End get stats
   0.000001
related datasets
   0.006008
Done