Name: [Coursera] Computer Architecture
Creator: David Wentzlaff (Princeton University)
License: https://academictorrents.com/nolicensespecified

Info hash

53bae6d22f3b6e692673f9335e0a0198c1618426

Last mirror activity

4d,20:42:20 ago

Size

5.56GB (5,558,550,001 bytes)

Added

2016-09-26 15:54:59

Views

1989

Hits

7585

3432

Type

multi

Downloaded

21666 time(s)

Uploaded by

joecohen

Folder

coursera-comp-arch

Num files

121 files

File list
[Hide list]

Path	Size
assigments/assigment1/PS1.pdf	129.15kB
assigments/assigment1/PS1_Solutions_Small.pdf	1.77MB
assigments/assigment1/PS1A.pdf	817.26kB
assigments/assigment2/PS2.pdf	140.30kB
assigments/assigment2/PS2_Solutions_Small.pdf	807.17kB
assigments/assigment3/PS3.pdf	178.60kB
assigments/assigment3/PS3_Solutions.pdf	133.84kB
assigments/assigment4/PS4.pdf	167.16kB
assigments/assigment4/PS4_Solutions_Small.pdf	366.68kB
assigments/assigment4/PS4A.pdf	256.14kB
assigments/assigment5/PS5.pdf	179.24kB
assigments/assigment5/PS5_Solutions.pdf	888.57kB
assigments/assigment5/PS5A.pdf	564.75kB
lectures/01-Introduction/Computer Architecture 0.0 L00-S1Course Introduction.mp4	104.24MB
lectures/02-Instruction-Set-Architecture-Microcode/Computer Architecture 1.0 L1S1 Course Overview (434).mp4	19.04MB
lectures/02-Instruction-Set-Architecture-Microcode/Computer Architecture 1.1 L1S2 Motivation (1640).mp4	99.66MB
lectures/02-Instruction-Set-Architecture-Microcode/Computer Architecture 1.2 L1S3 Course Content (910).mp4	27.00MB
lectures/02-Instruction-Set-Architecture-Microcode/Computer Architecture 1.3 L1S4 Architecture and Microarchitecture (2337).mp4	55.40MB
lectures/02-Instruction-Set-Architecture-Microcode/Computer Architecture 1.4 L1S5 Machine Models (1602).mp4	34.43MB
lectures/02-Instruction-Set-Architecture-Microcode/Computer Architecture 1.5 L1S6 ISA Characteristics (2547).mp4	60.84MB
lectures/02-Instruction-Set-Architecture-Microcode/Computer Architecture 1.6 L1S7 Recap (0117).mp4	2.02MB
lectures/03-Pipelining-Review/Computer Architecture 2.0 L2S1 Microcoded Microarchitecture (1408).mp4	85.84MB
lectures/03-Pipelining-Review/Computer Architecture 2.1 L2S2 Pipeline Basics (3051).mp4	67.84MB
lectures/03-Pipelining-Review/Computer Architecture 2.2 L2S3 Structural Hazard (1013).mp4	24.29MB
lectures/03-Pipelining-Review/Computer Architecture 2.3 L2S4 Data Hazards (4633).mp4	97.45MB
lectures/04-Cache-Review/Computer Architecture 3.0 L3S1 Control Hazards Jumps (1556).mp4	28.25MB
lectures/04-Cache-Review/Computer Architecture 3.1 L3S2 Control Hazards Branch (2402).mp4	49.82MB
lectures/04-Cache-Review/Computer Architecture 3.2 L3S3 Control Hazards Others(751).mp4	16.35MB
lectures/04-Cache-Review/Computer Architecture 3.3 L3S4 Memory Technologies (2247).mp4	52.95MB
lectures/04-Cache-Review/Computer Architecture 3.4 L3S5 Motivation for Caches (2225).mp4	133.55MB
lectures/05-Superscalar1/Computer Architecture 4.0 L4S1 Classifying Caches (2807).mp4	167.47MB
lectures/05-Superscalar1/Computer Architecture 4.1 L4S2 Cache Performance (1711).mp4	32.80MB
lectures/05-Superscalar1/Computer Architecture 4.2 L4S3 Superscalar 1 (642).mp4	14.12MB
lectures/05-Superscalar1/Computer Architecture 4.3 L4S4 Basic Two-way In-order Superscalar (456).mp4	9.94MB
lectures/05-Superscalar1/Computer Architecture 4.4 L4S5 Fetch Logic and Alignment (1101).mp4	20.05MB
lectures/06-Superscalar3-and-Exceptions/Computer Architecture 5.0 L5S1 Baseline Superscalar and Alignment (416).mp4	8.90MB
lectures/06-Superscalar3-and-Exceptions/Computer Architecture 5.1 L5S2 Interrupts and Bypassing (1213).mp4	24.81MB
lectures/06-Superscalar3-and-Exceptions/Computer Architecture 5.2 L5S3 Interrupts and Exceptions (2925).mp4	60.01MB
lectures/06-Superscalar3-and-Exceptions/Computer Architecture 5.3 L5S4 Introduction to Out-of-Order Processors (3053).mp4	64.93MB
lectures/07-Superscalar3/Computer Architecture 6.0 L6S1 Review of Out-of-Order Processors (326).mp4	7.19MB
lectures/07-Superscalar3/Computer Architecture 6.1 L6S2 I2O2 Processors (1958).mp4	40.68MB
lectures/07-Superscalar3/Computer Architecture 6.2 L6S3 I2O1 Processors (2844).mp4	169.75MB
lectures/07-Superscalar3/Computer Architecture 6.3 L6S4 IO3 Processors (1623).mp4	33.56MB
lectures/07-Superscalar3/Computer Architecture 6.4 L6S5 IO2I Processors (431).mp4	8.46MB
lectures/08-Superscalar4/Computer Architecture 7.0 L7S1 Speculation and Branch (1437).mp4	30.49MB
lectures/08-Superscalar4/Computer Architecture 7.1 L7S2 Register Renaming Introduction (1108).mp4	66.37MB
lectures/08-Superscalar4/Computer Architecture 7.2 L7S3 Register Renaming with Pointers to IQ and ROB (2454).mp4	148.66MB
lectures/08-Superscalar4/Computer Architecture 7.3 L7S4 Register Renaming with Values in IQ and ROB (1214).mp4	70.87MB
lectures/08-Superscalar4/Computer Architecture 7.4 L7S5 Memory Disambiguation (949).mp4	58.63MB
lectures/09-VLIW1/Computer Architecture 8.0 L8S1 Limits of Out-of-Order Design Complexity (1313).mp4	26.88MB
lectures/09-VLIW1/Computer Architecture 8.1 L8S2 Introduction to VLIW (2157).mp4	44.30MB
lectures/09-VLIW1/Computer Architecture 8.2 L8S3 VLIW Compiler Optimizations (2120).mp4	41.99MB
lectures/09-VLIW1/Computer Architecture 8.3 L8S4 Classic VLIW Challenges (818).mp4	16.29MB
lectures/09-VLIW1/Computer Architecture 8.4 L8S5 Introduction to Predication (951).mp4	20.23MB
lectures/10-VLIW2/Computer Architecture 9.0 L9S1 Scheduling Model Review (558).mp4	21.00MB
lectures/10-VLIW2/Computer Architecture 9.1 L9S2 Review of Predication (3048).mp4	76.80MB
lectures/10-VLIW2/Computer Architecture 9.2 L9S3 Predication Implementation (1006).mp4	25.01MB
lectures/10-VLIW2/Computer Architecture 9.3 L9S4 Speculation Execution (2602).mp4	51.53MB
lectures/10-VLIW2/Computer Architecture 9.4 L9S5 Dynamic Events and Clustered VLIWs (1042).mp4	24.34MB
lectures/10-VLIW2/Computer Architecture 9.5 L9S6 Case Study IA-64Itanium (2110).mp4	51.49MB
lectures/11-Branch-Prediction/Computer Architecture 10.0 L10S1 Branch Cost Motivation (637).mp4	12.63MB
lectures/11-Branch-Prediction/Computer Architecture 10.1 L10S2 Branch Prediction Introduction (518).mp4	9.82MB
lectures/11-Branch-Prediction/Computer Architecture 10.2 L10S3 Static Outcome Prediction (1605).mp4	30.76MB
lectures/11-Branch-Prediction/Computer Architecture 10.3 L10S4 Dynamic Outcome Prediction (2912).mp4	173.25MB
lectures/11-Branch-Prediction/Computer Architecture 10.4 L10S5 Target Address Prediction (1845).mp4	37.46MB
lectures/12-Advanced-Caches-1/Computer Architecture 11.0 L11S1 Basic Cache Optimizations (1608).mp4	36.17MB
lectures/12-Advanced-Caches-1/Computer Architecture 11.1 L11S2 Cache Pipelining (1416).mp4	29.75MB
lectures/12-Advanced-Caches-1/Computer Architecture 11.2 L11S3 Write Buffers (952).mp4	22.56MB
lectures/12-Advanced-Caches-1/Computer Architecture 11.3 L11S4 Multilevel Caches (1737).mp4	55.35MB
lectures/12-Advanced-Caches-1/Computer Architecture 11.4 L11S5 Victim Caches (604).mp4	61.34MB
lectures/12-Advanced-Caches-1/Computer Architecture 11.5 L11S6 Prefetching (1234).mp4	156.10MB
lectures/13-Advanced-Caches-2/Computer Architecture 12.0 L12S1 Multiporting and Banking (2008).mp4	50.96MB
lectures/13-Advanced-Caches-2/Computer Architecture 12.1 L12S2 Software Memory Optimizations (1653).mp4	74.31MB
lectures/13-Advanced-Caches-2/Computer Architecture 12.2 L12S3 Non-blocking Caches (1929).mp4	44.16MB
lectures/13-Advanced-Caches-2/Computer Architecture 12.3 L12S4 Critical Word First and Early Restart (306).mp4	7.37MB
lectures/14-Memory-Protection/Computer Architecture 13.0 L13S1 Memory Management Introduction (1304).mp4	33.61MB
lectures/14-Memory-Protection/Computer Architecture 13.1 L13S2 Base and Bound Registers (1144).mp4	27.28MB
lectures/14-Memory-Protection/Computer Architecture 13.2 L13S3 Page Based Memory Systems (2704).mp4	162.32MB
lectures/14-Memory-Protection/Computer Architecture 13.3 L13S4 Translation and Protection (1437).mp4	35.20MB
lectures/14-Memory-Protection/Computer Architecture 13.4 L13S5 TLB Processing (1200).mp4	27.30MB
lectures/15-Vector-Processors-and-GPUs/Computer Architecture 14.0 L14S1 Address Translation Review (936).mp4	23.80MB
lectures/15-Vector-Processors-and-GPUs/Computer Architecture 14.1 L14S2 Cache and Memory Protection Interaction (2218).mp4	57.60MB
lectures/15-Vector-Processors-and-GPUs/Computer Architecture 14.2 L14S3 Vector Processor Introduction (1804).mp4	46.72MB
lectures/15-Vector-Processors-and-GPUs/Computer Architecture 14.3 L14S4 Vector Parallelism (644).mp4	14.52MB
lectures/15-Vector-Processors-and-GPUs/Computer Architecture 14.4 L14S5 Vector Hardware Optimizations (1852).mp4	43.79MB
lectures/15-Vector-Processors-and-GPUs/Computer Architecture 14.5 L14S6 Vector Software and Compiler Optimizations (554).mp4	12.42MB
lectures/16-Multithreading/Computer Architecture 15.0 L15S1 Reduction ScatterGather and the Cray 1 (920).mp4	24.60MB
lectures/16-Multithreading/Computer Architecture 15.1 L15S2 SIMD (658).mp4	16.18MB
lectures/16-Multithreading/Computer Architecture 15.2 L15S3 GPUs (2002).mp4	47.36MB
lectures/16-Multithreading/Computer Architecture 15.3 L15S4 Multithreading Motivation (733).mp4	16.98MB
lectures/16-Multithreading/Computer Architecture 15.4 L15S5 Course-Grain Multithreading (2616).mp4	62.76MB
lectures/16-Multithreading/Computer Architecture 15.5 L15S6 Simultaneous Multithreading (1253).mp4	31.87MB
lectures/17-Parallel-Programming-1/Computer Architecture 16.0 L16S1 SMT Implementation (1719).mp4	104.17MB
lectures/17-Parallel-Programming-1/Computer Architecture 16.1 L16S2 Introduction to Parallelism (1759).mp4	106.50MB
lectures/17-Parallel-Programming-1/Computer Architecture 16.2 L16S3 Sequential Consistency (2100).mp4	124.81MB
lectures/17-Parallel-Programming-1/Computer Architecture 16.3 L16S4 Introduction to Locks (0339).mp4	22.39MB
lectures/18-Parallel-Programming-2/Computer Architecture 17.0 L17S1 Sequential Consistency Review (348).mp4	8.94MB
lectures/18-Parallel-Programming-2/Computer Architecture 17.1 L17S2 Locks and Semaphores (1001).mp4	19.82MB
lectures/18-Parallel-Programming-2/Computer Architecture 17.2 L17S3 Atomic Operations (2711).mp4	53.76MB
lectures/18-Parallel-Programming-2/Computer Architecture 17.3 L17S4 Memory Fences (1111).mp4	23.77MB
lectures/18-Parallel-Programming-2/Computer Architecture 17.4 L17S5 Dekker's Algorithm (1413).mp4	30.04MB
lectures/19-Small-Multiprocessors/Computer Architecture 18.0 L18S1 Locking Review (204).mp4	12.52MB
lectures/19-Small-Multiprocessors/Computer Architecture 18.1 L18S2 Bus Implementation (1211).mp4	72.63MB
lectures/19-Small-Multiprocessors/Computer Architecture 18.2 L18S3 Cache Coherence (1704).mp4	102.33MB
lectures/19-Small-Multiprocessors/Computer Architecture 18.3 L18S4 Bus-Based Multiprocessors (516).mp4	31.59MB
lectures/19-Small-Multiprocessors/Computer Architecture 18.4 L18S5 Cache Coherence Protocols (4900).mp4	262.03MB
lectures/20-Multiprocessor-Interconnect-1/Computer Architecture 19.0 L19S1 More Cache Coherence Protocols (2116).mp4	125.39MB
lectures/20-Multiprocessor-Interconnect-1/Computer Architecture 19.1 L19S2 Introduction to Interconnection Networks (829).mp4	15.77MB
lectures/20-Multiprocessor-Interconnect-1/Computer Architecture 19.2 L19S3 Message Passing (2659).mp4	142.21MB
lectures/20-Multiprocessor-Interconnect-1/Computer Architecture 19.3 L19S4 Interconnect Design (1506).mp4	30.42MB
lectures/21-Multiprocessor-Interconnect-2/Computer Architecture 20.0 L20S1 Networking Review (756).mp4	19.94MB
lectures/21-Multiprocessor-Interconnect-2/Computer Architecture 20.1 L20S2 Topology (1853).mp4	41.85MB
lectures/21-Multiprocessor-Interconnect-2/Computer Architecture 20.2 L20S3 Topology Parameters (1425).mp4	35.43MB
lectures/21-Multiprocessor-Interconnect-2/Computer Architecture 20.3 L20S4 Network Performance (1535).mp4	33.29MB
lectures/21-Multiprocessor-Interconnect-2/Computer Architecture 20.4 L20S5 Routing and Flow Control (2027).mp4	50.34MB
lectures/22-Large-Multiprocessors/Computer Architecture 21.0 L21S1 Credit Based Flow Control (723).mp4	14.84MB
lectures/22-Large-Multiprocessors/Computer Architecture 21.1 L21S2 Deadlock (1009).mp4	19.77MB
lectures/22-Large-Multiprocessors/Computer Architecture 21.2 L21S3 False Sharing (929).mp4	15.61MB
lectures/22-Large-Multiprocessors/Computer Architecture 21.3 L21S4 Introduction to Directory Coherence (1255).mp4	23.59MB
lectures/22-Large-Multiprocessors/Computer Architecture 21.4 L21S5 Implementation (2902).mp4	59.83MB
lectures/22-Large-Multiprocessors/Computer Architecture 21.5 L21S6 Scalability of Directory Coherence (1331).mp4	65.80MB

Mirrors

26 complete, 1 downloading = 27 mirror(s) total [Log in to see full list]

coursera-comp-arch (121 files)

assigments/assigment1/PS1.pdf	129.15kB
assigments/assigment1/PS1_Solutions_Small.pdf	1.77MB
assigments/assigment1/PS1A.pdf	817.26kB
assigments/assigment2/PS2.pdf	140.30kB
assigments/assigment2/PS2_Solutions_Small.pdf	807.17kB
assigments/assigment3/PS3.pdf	178.60kB
assigments/assigment3/PS3_Solutions.pdf	133.84kB
assigments/assigment4/PS4.pdf	167.16kB
assigments/assigment4/PS4_Solutions_Small.pdf	366.68kB
assigments/assigment4/PS4A.pdf	256.14kB
assigments/assigment5/PS5.pdf	179.24kB
assigments/assigment5/PS5_Solutions.pdf	888.57kB
assigments/assigment5/PS5A.pdf	564.75kB
lectures/01-Introduction/Computer Architecture 0.0 L00-S1Course Introduction.mp4	104.24MB
lectures/02-Instruction-Set-Architecture-Microcode/Computer Architecture 1.0 L1S1 Course Overview (434).mp4	19.04MB
lectures/02-Instruction-Set-Architecture-Microcode/Computer Architecture 1.1 L1S2 Motivation (1640).mp4	99.66MB
lectures/02-Instruction-Set-Architecture-Microcode/Computer Architecture 1.2 L1S3 Course Content (910).mp4	27.00MB
lectures/02-Instruction-Set-Architecture-Microcode/Computer Architecture 1.3 L1S4 Architecture and Microarchitecture (2337).mp4	55.40MB
lectures/02-Instruction-Set-Architecture-Microcode/Computer Architecture 1.4 L1S5 Machine Models (1602).mp4	34.43MB
lectures/02-Instruction-Set-Architecture-Microcode/Computer Architecture 1.5 L1S6 ISA Characteristics (2547).mp4	60.84MB
lectures/02-Instruction-Set-Architecture-Microcode/Computer Architecture 1.6 L1S7 Recap (0117).mp4	2.02MB
lectures/03-Pipelining-Review/Computer Architecture 2.0 L2S1 Microcoded Microarchitecture (1408).mp4	85.84MB
lectures/03-Pipelining-Review/Computer Architecture 2.1 L2S2 Pipeline Basics (3051).mp4	67.84MB
lectures/03-Pipelining-Review/Computer Architecture 2.2 L2S3 Structural Hazard (1013).mp4	24.29MB
lectures/03-Pipelining-Review/Computer Architecture 2.3 L2S4 Data Hazards (4633).mp4	97.45MB
lectures/04-Cache-Review/Computer Architecture 3.0 L3S1 Control Hazards Jumps (1556).mp4	28.25MB
lectures/04-Cache-Review/Computer Architecture 3.1 L3S2 Control Hazards Branch (2402).mp4	49.82MB
lectures/04-Cache-Review/Computer Architecture 3.2 L3S3 Control Hazards Others(751).mp4	16.35MB
lectures/04-Cache-Review/Computer Architecture 3.3 L3S4 Memory Technologies (2247).mp4	52.95MB
lectures/04-Cache-Review/Computer Architecture 3.4 L3S5 Motivation for Caches (2225).mp4	133.55MB
lectures/05-Superscalar1/Computer Architecture 4.0 L4S1 Classifying Caches (2807).mp4	167.47MB
lectures/05-Superscalar1/Computer Architecture 4.1 L4S2 Cache Performance (1711).mp4	32.80MB
lectures/05-Superscalar1/Computer Architecture 4.2 L4S3 Superscalar 1 (642).mp4	14.12MB
lectures/05-Superscalar1/Computer Architecture 4.3 L4S4 Basic Two-way In-order Superscalar (456).mp4	9.94MB
lectures/05-Superscalar1/Computer Architecture 4.4 L4S5 Fetch Logic and Alignment (1101).mp4	20.05MB
lectures/06-Superscalar3-and-Exceptions/Computer Architecture 5.0 L5S1 Baseline Superscalar and Alignment (416).mp4	8.90MB
lectures/06-Superscalar3-and-Exceptions/Computer Architecture 5.1 L5S2 Interrupts and Bypassing (1213).mp4	24.81MB
lectures/06-Superscalar3-and-Exceptions/Computer Architecture 5.2 L5S3 Interrupts and Exceptions (2925).mp4	60.01MB
lectures/06-Superscalar3-and-Exceptions/Computer Architecture 5.3 L5S4 Introduction to Out-of-Order Processors (3053).mp4	64.93MB
lectures/07-Superscalar3/Computer Architecture 6.0 L6S1 Review of Out-of-Order Processors (326).mp4	7.19MB
lectures/07-Superscalar3/Computer Architecture 6.1 L6S2 I2O2 Processors (1958).mp4	40.68MB
lectures/07-Superscalar3/Computer Architecture 6.2 L6S3 I2O1 Processors (2844).mp4	169.75MB
lectures/07-Superscalar3/Computer Architecture 6.3 L6S4 IO3 Processors (1623).mp4	33.56MB
lectures/07-Superscalar3/Computer Architecture 6.4 L6S5 IO2I Processors (431).mp4	8.46MB
lectures/08-Superscalar4/Computer Architecture 7.0 L7S1 Speculation and Branch (1437).mp4	30.49MB
lectures/08-Superscalar4/Computer Architecture 7.1 L7S2 Register Renaming Introduction (1108).mp4	66.37MB
lectures/08-Superscalar4/Computer Architecture 7.2 L7S3 Register Renaming with Pointers to IQ and ROB (2454).mp4	148.66MB
lectures/08-Superscalar4/Computer Architecture 7.3 L7S4 Register Renaming with Values in IQ and ROB (1214).mp4	70.87MB
lectures/08-Superscalar4/Computer Architecture 7.4 L7S5 Memory Disambiguation (949).mp4	58.63MB
Too many files! Click here to view them all.

Type: Course
Tags:

Bibtex:

@article{,
title= {[Coursera] Computer Architecture },
keywords= {},
journal= {},
author= {David Wentzlaff (Princeton University)},
year= {},
url= {},
license= {},
abstract= {About this course: In this course, you will learn to design the computer architecture of complex modern microprocessors.

### Introduction, Instruction Set Architecture, and Microcode
This lecture will give you a broad overview of the course, as well as the description of architecture, micro-architecture and instruction set architectures.

### Pipelining Review
This lecture covers the basic concept of pipeline and two different types of hazards.

### Cache Review
This lecture covers control hazards and the motivation for caches.

### Superscalar 1
This lecture covers cache characteristics and basic superscalar architecture.

### Superscalar 2 & Exceptions
This lecture covers the common issues for superscalar architecture.

### Superscalar 3
This lecture covers different kinds of architectures for out-of-order processors.

### Superscalar 4
This lecture covers the common methods used to improve the performance of out-of-order processors including register renaming and memory disambiguation.

### VLIW 1
This lecture covers the basic concept of very long instruction word (VLIW) processors.

### VLIW2
This lecture covers the common methods used to improve VLIW performance.

### Branch Prediction
This lecture covers the motivation and implementation of branch predictors.

### Advanced Caches 1
This lecture covers the advanced mechanisms used to improve cache performance.

### Advanced Caches 2
This lecture covers more advanced mechanisms used to improve cache performance.

### Memory Protection
This lecture covers memory management and protection.

### Vector Processors and GPUs
This lecture covers the vector processor and optimizations for vector processors.

### Multithreading
This lecture covers different types of multithreading.

### Parallel Programming 1
This lecture covers the concepts of parallelism, consistency models, and basic parallel programming techniques.

### Parallel Programming 2
This lecture covers the solutions for the consistency problem in parallel programming.

### Small Multiprocessors
This lecture covers the implementation of small multiprocessors.

### Multiprocessor Interconnect 1
This lecture covers the design of interconnects for a multiprocessor.

### Multiprocessor Interconnect 2
This lecture covers the design of interconnects for multiprocessor and network topology.

### Large Multiprocessors (Directory Protocols)
This lecture covers the motivation and implementation of directory protocol used for coherence on large multiproccesors.

},
superseded= {},
terms= {}
}

[Coursera] Computer Architecture David Wentzlaff (Princeton University)

[Coursera] Computer Architecture
David Wentzlaff (Princeton University)